diff options
author | Trumeet <yuuta@yuuta.moe> | 2022-02-09 18:59:20 -0800 |
---|---|---|
committer | Trumeet <yuuta@yuuta.moe> | 2022-02-09 18:59:20 -0800 |
commit | 916a36efdb5e7dfff5c927cfae1ef1ee87d0375d (patch) | |
tree | 661a22d59a5b2219cdad368bf74a970450714697 /disassembly/dwmcore_2000_10.asm | |
download | dwmcore-916a36efdb5e7dfff5c927cfae1ef1ee87d0375d.tar dwmcore-916a36efdb5e7dfff5c927cfae1ef1ee87d0375d.tar.gz dwmcore-916a36efdb5e7dfff5c927cfae1ef1ee87d0375d.tar.bz2 dwmcore-916a36efdb5e7dfff5c927cfae1ef1ee87d0375d.zip |
Add to Git
Diffstat (limited to 'disassembly/dwmcore_2000_10.asm')
-rw-r--r-- | disassembly/dwmcore_2000_10.asm | 38 |
1 files changed, 38 insertions, 0 deletions
diff --git a/disassembly/dwmcore_2000_10.asm b/disassembly/dwmcore_2000_10.asm new file mode 100644 index 0000000..4b6e293 --- /dev/null +++ b/disassembly/dwmcore_2000_10.asm @@ -0,0 +1,38 @@ +// +// Generated by Microsoft (R) HLSL Shader Compiler 9.25.950.2675 +// +// using 3Dmigoto v1.3.16 on Wed Feb 09 18:55:49 2022 +// +// +// +// Input signature: +// +// Name Index Mask Register SysValue Format Used +// -------------------- ----- ------ -------- -------- ------- ------ +// SV_POSITION 0 xyzw 0 POS float +// TEXCOORD 0 xyzw 1 NONE float xyzw +// +// +// Output signature: +// +// Name Index Mask Register SysValue Format Used +// -------------------- ----- ------ -------- -------- ------- ------ +// SV_Target 0 xyzw 0 TARGET float xyzw +// +// +// Level9 shader bytecode: +// + ps_2_0 + dcl t0 + mov r0.xw, t0.zxyw + mov r0.y, t0.y + mov r0.z, t0.x + mov oC0, r0 + +// approximately 4 instruction slots used +ps_4_0 +dcl_input_ps linear v1.xyzw +dcl_output o0.xyzw +mov o0.xyzw, v1.zyxw +ret +// Approximately 2 instruction slots used |