aboutsummaryrefslogtreecommitdiff
Learning RISC-V instructions, RISC-V assembly, and RISC-V Vector instructions /
intrinsics.

Start: Jul. 23 / 2023 (UTC + 8)
First commit: Aug. 1 / 2023 (UTC + 8)

Progress before first commimt:

* Basic SIMD concepts
* Assembly development environment (GNU assembler w/ RVV support + ld + qemu-us
er + GDB)
* Basic cross-compile concepts: tuple, etc.
* Basic RVV assembly, registers, RV64I instructions
* Basic RVV concepts: SEW, VL, AVL, VLMAX, VLEN
* Basic RVV instructions: setvli, v[ls]e8.v, vmsne.vv, vcpop.m
* C development environment (riscv-gnu-toolchain)
* Basic RVV intrinsics

WTFPL.