aboutsummaryrefslogtreecommitdiff
path: root/sysdeps/sparc/sparc32
diff options
context:
space:
mode:
authorDavid S. Miller <davem@davemloft.net>2012-02-27 20:33:25 -0800
committerDavid S. Miller <davem@davemloft.net>2012-02-27 20:33:25 -0800
commitd6b5aa5879729713ffd27d38307e373bf60b0049 (patch)
tree6602d6b33271eb52bd022c8870252d292b9ecbcc /sysdeps/sparc/sparc32
parent433f48bf3ba7120b9a16ed4816d630f250ea4d92 (diff)
downloadglibc-d6b5aa5879729713ffd27d38307e373bf60b0049.tar
glibc-d6b5aa5879729713ffd27d38307e373bf60b0049.tar.gz
glibc-d6b5aa5879729713ffd27d38307e373bf60b0049.tar.bz2
glibc-d6b5aa5879729713ffd27d38307e373bf60b0049.zip
Fix %fp/%sp typo in new sparc ceil{,f} assembler.
* sysdeps/sparc/sparc32/sparcv9/fpu/s_ceil.S: Fix accidental use of frame pointer instead of stack pointer relative arg slot. * sysdeps/sparc/sparc32/sparcv9/fpu/s_ceilf.S: Likewise. * sysdeps/sparc/sparc64/fpu/s_ceil.S: Likewise. * sysdeps/sparc/sparc64/fpu/s_ceilf.S: Likewise.
Diffstat (limited to 'sysdeps/sparc/sparc32')
-rw-r--r--sysdeps/sparc/sparc32/sparcv9/fpu/s_ceil.S4
-rw-r--r--sysdeps/sparc/sparc32/sparcv9/fpu/s_ceilf.S4
2 files changed, 4 insertions, 4 deletions
diff --git a/sysdeps/sparc/sparc32/sparcv9/fpu/s_ceil.S b/sysdeps/sparc/sparc32/sparcv9/fpu/s_ceil.S
index 5e32b68aac..1d940e3ac7 100644
--- a/sysdeps/sparc/sparc32/sparcv9/fpu/s_ceil.S
+++ b/sysdeps/sparc/sparc32/sparcv9/fpu/s_ceil.S
@@ -75,9 +75,9 @@ ENTRY (__ceil)
faddd %f0, %f16, %f18
fsubd %f18, %f16, %f18
fcmpd %fcc2, %f18, %f0
- stx %o3, [%fp + 72]
+ stx %o3, [%sp + 72]
- ldd [%fp + 72], %f20
+ ldd [%sp + 72], %f20
fmovduge %fcc2, ZERO, %f20
faddd %f18, %f20, %f0
fabsd %f0, %f0
diff --git a/sysdeps/sparc/sparc32/sparcv9/fpu/s_ceilf.S b/sysdeps/sparc/sparc32/sparcv9/fpu/s_ceilf.S
index e5129fdba1..1407423fef 100644
--- a/sysdeps/sparc/sparc32/sparcv9/fpu/s_ceilf.S
+++ b/sysdeps/sparc/sparc32/sparcv9/fpu/s_ceilf.S
@@ -71,9 +71,9 @@ ENTRY (__ceilf)
fadds %f0, %f16, %f1
fsubs %f1, %f16, %f1
fcmps %fcc2, %f1, %f0
- st %o3, [%fp + 68]
+ st %o3, [%sp + 68]
- ld [%fp + 68], %f9
+ ld [%sp + 68], %f9
fmovsuge %fcc2, ZERO, %f9
fadds %f1, %f9, %f0
fabss %f0, %f0