1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
|
/* FPU control word bits. ARC version.
Copyright (C) 2020-2021 Free Software Foundation, Inc.
This file is part of the GNU C Library.
The GNU C Library is free software; you can redistribute it and/or
modify it under the terms of the GNU Lesser General Public
License as published by the Free Software Foundation; either
version 2.1 of the License, or (at your option) any later version.
The GNU C Library is distributed in the hope that it will be useful,
but WITHOUT ANY WARRANTY; without even the implied warranty of
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
Lesser General Public License for more details.
You should have received a copy of the GNU Lesser General Public
License along with the GNU C Library. If not, see
<https://www.gnu.org/licenses/>. */
#ifndef _FPU_CONTROL_H
#define _FPU_CONTROL_H
/* ARC FPU control register bits.
[ 0] -> IVE: Enable invalid operation exception.
if 0, soft exception: status register IV flag set.
if 1, hardware exception trap (not supported in Linux yet).
[ 1] -> DZE: Enable division by zero exception.
if 0, soft exception: status register IV flag set.
if 1, hardware exception: (not supported in Linux yet).
[9:8] -> RM: Rounding Mode:
00 - Rounding toward zero.
01 - Rounding to nearest (default).
10 - Rounding (up) toward plus infinity.
11 - Rounding (down)toward minus infinity.
ARC FPU status register bits.
[ 0] -> IV: flag invalid operation.
[ 1] -> DZ: flag division by zero.
[ 2] -> OV: flag Overflow operation.
[ 3] -> UV: flag Underflow operation.
[ 4] -> IX: flag Inexact operation.
[31] -> FWE: Flag Write Enable.
If 1, above flags writable explicitly (clearing),
else IoW and only writable indirectly via bits [12:7]. */
#include <features.h>
#if !defined(__ARC_FPU_SP__) && !defined(__ARC_FPU_DP__)
# define _FPU_RESERVED 0xffffffff
# define _FPU_DEFAULT 0x00000000
typedef unsigned int fpu_control_t;
# define _FPU_GETCW(cw) (cw) = 0
# define _FPU_SETCW(cw) (void) (cw)
# define _FPU_GETS(cw) (cw) = 0
# define _FPU_SETS(cw) (void) (cw)
extern fpu_control_t __fpu_control;
#else
#define _FPU_RESERVED 0
/* The fdlibm code requires strict IEEE double precision arithmetic,
and no interrupts for exceptions, rounding to nearest.
So only RM set to b'01. */
# define _FPU_DEFAULT 0x00000100
/* Actually default needs to have FWE bit as 1 but that is already
ingrained into _FPU_SETS macro below. */
#define _FPU_FPSR_DEFAULT 0x00000000
#define __FPU_RND_SHIFT 8
#define __FPU_RND_MASK 0x3
/* Type of the control word. */
typedef unsigned int fpu_control_t;
/* Macros for accessing the hardware control word. */
# define _FPU_GETCW(cw) __asm__ volatile ("lr %0, [0x300]" : "=r" (cw))
# define _FPU_SETCW(cw) __asm__ volatile ("sr %0, [0x300]" : : "r" (cw))
/* Macros for accessing the hardware status word.
FWE bit is special as it controls if actual status bits could be wrritten
explicitly (other than FPU instructions). We handle it here to keep the
callers agnostic of it:
- clear it out when reporting status bits
- always set it when changing status bits. */
# define _FPU_GETS(cw) \
__asm__ volatile ("lr %0, [0x301] \r\n" \
"bclr %0, %0, 31 \r\n" \
: "=r" (cw))
# define _FPU_SETS(cw) \
do { \
unsigned int __tmp = 0x80000000 | (cw); \
__asm__ volatile ("sr %0, [0x301] \r\n" \
: : "r" (__tmp)); \
} while (0)
/* Default control word set at startup. */
extern fpu_control_t __fpu_control;
#endif
#endif /* fpu_control.h */
|
