aboutsummaryrefslogtreecommitdiff
path: root/sysdeps/x86_64/cacheinfo.c
AgeCommit message (Expand)Author
2009-08-07Fix whitespaces in last checkin.Ulrich Drepper
2009-08-07Properly count number of logical processors on Intel CPUs.H.J. Lu
2009-07-31Support multiarch for i686.H.J. Lu
2009-07-23Avoid cpuid instructions in cache info discovery.Ulrich Drepper
2009-07-23Add more cache descriptors for L3 caches on x86 and x86-64.Ulrich Drepper
2009-05-31Simplify CPUID value handling.Ulrich Drepper
2009-05-29Compact cache info data structure for x86/x86-64.Ulrich Drepper
2009-05-10* version.h (VERSION): Bump to 2.10.1.cvs/fedora-glibc-20090510T1842cvs/masterUlrich Drepper
2009-03-13* config.h.in (USE_MULTIARCH): Define.Ulrich Drepper
2009-02-01* sysdeps/x86_64/cacheinfo.c (intel_02_known): Add new descriptors.Ulrich Drepper
2008-03-07* sysdeps/x86_64/rtld-memset.c: New file.Ulrich Drepper
2007-12-23(intel_02_known): New entry 0x3f.Ulrich Drepper
2007-10-17* sysdeps/x86_64/cacheinfo.c: Comment out code added in support ofUlrich Drepper
2007-10-16* sysdeps/x86_64/cacheinfo.c (__x86_64_shared_cache_size): Define.Ulrich Drepper
2007-10-10* sysdeps/x86_64/cacheinfo.c (init_cacheinfo): Work around problemUlrich Drepper
2007-09-22* sysdeps/x86_64/cacheinfo.c (__x86_64_data_cache_size_half): RenamedUlrich Drepper
2007-08-25* sysdeps/x86_64/cacheinfo.c (handle_amd): Fix computation ofcvs/fedora-glibc-20070825T1839Ulrich Drepper
2007-08-25* sysdeps/x86_64/cacheinfo.c (handle_amd): Handle L3 cacheUlrich Drepper
2007-07-09* sysdeps/x86_64/cacheinfo.c (intel_02_known): Add new entries.Ulrich Drepper
2007-05-21* sysdeps/x86_64/cacheinfo.c (init_cacheinfo): Pass correct valueUlrich Drepper
2007-05-21* sysdeps/unix/sysv/linux/x86_64/sysconf.c: Move cache informationUlrich Drepper
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-08 17:44:28 +0000