aboutsummaryrefslogtreecommitdiff
path: root/sysdeps/i386/fpu/feenablxcpt.c
diff options
context:
space:
mode:
Diffstat (limited to 'sysdeps/i386/fpu/feenablxcpt.c')
-rw-r--r--sysdeps/i386/fpu/feenablxcpt.c2
1 files changed, 1 insertions, 1 deletions
diff --git a/sysdeps/i386/fpu/feenablxcpt.c b/sysdeps/i386/fpu/feenablxcpt.c
index 0f841caad9..a000d02d35 100644
--- a/sysdeps/i386/fpu/feenablxcpt.c
+++ b/sysdeps/i386/fpu/feenablxcpt.c
@@ -39,7 +39,7 @@ feenableexcept (int excepts)
__asm__ ("fldcw %0" : : "m" (*&new_exc));
/* If the CPU supports SSE we set the MXCSR as well. */
- if ((GL(dl_hwcap_mask) & HWCAP_I386_XMM) != 0)
+ if ((GL(dl_hwcap) & HWCAP_I386_XMM) != 0)
{
unsigned int xnew_exc;