diff options
-rw-r--r-- | ChangeLog | 5 |
1 files changed, 5 insertions, 0 deletions
@@ -1,5 +1,10 @@ 2014-12-22 Wilco Dijkstra <wdijkstr@arm.com> + * sysdeps/aarch64/fpu/feenablxcpt.c (feenableexcept): + Optimize to avoid an unnecessary FPCR read. + +2014-12-22 Wilco Dijkstra <wdijkstr@arm.com> + * sysdeps/aarch64/fpu/fesetenv.c (fesetenv): Optimize to reduce FPCR/FPSR accesses. |