aboutsummaryrefslogtreecommitdiff
path: root/sysdeps
diff options
context:
space:
mode:
authorJoseph Myers <joseph@codesourcery.com>2016-08-16 16:18:24 +0000
committerJoseph Myers <joseph@codesourcery.com>2016-08-16 16:18:24 +0000
commit969b3a56e91553250f6c3f5042f0a8d82d0a05de (patch)
tree673409eccf54d925f0a579e93844eb10eff631d2 /sysdeps
parent56acef0ebbceae8e2919aab9641598e3abb14b5a (diff)
downloadglibc-969b3a56e91553250f6c3f5042f0a8d82d0a05de.tar
glibc-969b3a56e91553250f6c3f5042f0a8d82d0a05de.tar.gz
glibc-969b3a56e91553250f6c3f5042f0a8d82d0a05de.tar.bz2
glibc-969b3a56e91553250f6c3f5042f0a8d82d0a05de.zip
Add fesetexcept: arm.
This patch adds an ARM version of fesetexcept. * sysdeps/arm/fesetexcept.c: New file.
Diffstat (limited to 'sysdeps')
-rw-r--r--sysdeps/arm/fesetexcept.c38
1 files changed, 38 insertions, 0 deletions
diff --git a/sysdeps/arm/fesetexcept.c b/sysdeps/arm/fesetexcept.c
new file mode 100644
index 0000000000..96a79aef77
--- /dev/null
+++ b/sysdeps/arm/fesetexcept.c
@@ -0,0 +1,38 @@
+/* Set given exception flags. ARM version.
+ Copyright (C) 2016 Free Software Foundation, Inc.
+ This file is part of the GNU C Library.
+
+ The GNU C Library is free software; you can redistribute it and/or
+ modify it under the terms of the GNU Lesser General Public
+ License as published by the Free Software Foundation; either
+ version 2.1 of the License, or (at your option) any later version.
+
+ The GNU C Library is distributed in the hope that it will be useful,
+ but WITHOUT ANY WARRANTY; without even the implied warranty of
+ MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
+ Lesser General Public License for more details.
+
+ You should have received a copy of the GNU Lesser General Public
+ License along with the GNU C Library; if not, see
+ <http://www.gnu.org/licenses/>. */
+
+#include <fenv.h>
+#include <fpu_control.h>
+#include <arm-features.h>
+
+int
+fesetexcept (int excepts)
+{
+ fpu_control_t fpscr, new_fpscr;
+
+ /* Fail if a VFP unit isn't present unless nothing needs to be done. */
+ if (!ARM_HAVE_VFP)
+ return (excepts != 0);
+
+ _FPU_GETCW (fpscr);
+ new_fpscr = fpscr | (excepts & FE_ALL_EXCEPT);
+ if (new_fpscr != fpscr)
+ _FPU_SETCW (new_fpscr);
+
+ return 0;
+}