aboutsummaryrefslogtreecommitdiff
path: root/ports/ChangeLog.tile
diff options
context:
space:
mode:
authorChris Metcalf <cmetcalf@tilera.com>2012-10-11 12:15:45 -0400
committerChris Metcalf <cmetcalf@tilera.com>2012-10-12 14:26:25 -0400
commitb8d7c0968c095d25fded0e2dfea1a16b1fd42911 (patch)
tree23fcb29c3e941adaeece6e4375deedcecd7e305a /ports/ChangeLog.tile
parentd394eb742a3565d7fe7a4b02710a60b5f219ee64 (diff)
downloadglibc-b8d7c0968c095d25fded0e2dfea1a16b1fd42911.tar
glibc-b8d7c0968c095d25fded0e2dfea1a16b1fd42911.tar.gz
glibc-b8d7c0968c095d25fded0e2dfea1a16b1fd42911.tar.bz2
glibc-b8d7c0968c095d25fded0e2dfea1a16b1fd42911.zip
tilegx: add optimized sched_getcpu() using TILE_COORD SPR
We can discover our x,y coordinate in the core mesh with an mfspr instruction, multiply y by the core mesh width, and have the core number without needing to ask the kernel.
Diffstat (limited to 'ports/ChangeLog.tile')
-rw-r--r--ports/ChangeLog.tile4
1 files changed, 4 insertions, 0 deletions
diff --git a/ports/ChangeLog.tile b/ports/ChangeLog.tile
index 2d19358e75..dfe5e9c60f 100644
--- a/ports/ChangeLog.tile
+++ b/ports/ChangeLog.tile
@@ -1,3 +1,7 @@
+2012-10-11 Chris Metcalf <cmetcalf@tilera.com>
+
+ * sysdeps/unix/sysv/linux/tile/tilegx/sched_getcpu.c: New file.
+
2012-10-02 Siddhesh Poyarekar <siddhesh@redhat.com>
* sysdeps/unix/sysv/linux/tile/nptl/lowlevellock.h: Fix clone