aboutsummaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorAdhemerval Zanella <azanella@linux.vnet.ibm.com>2013-04-02 07:08:09 -0500
committerAdhemerval Zanella <azanella@linux.vnet.ibm.com>2013-04-02 07:08:09 -0500
commitab0f1aa99467436c38c1a3a419200f8e07cd12a5 (patch)
treed67319a7944e85ed63b6bc1f455e5e9b6042ef26
parent572676160d5639edc0ecb663147bd291841458d1 (diff)
downloadglibc-ab0f1aa99467436c38c1a3a419200f8e07cd12a5.tar
glibc-ab0f1aa99467436c38c1a3a419200f8e07cd12a5.tar.gz
glibc-ab0f1aa99467436c38c1a3a419200f8e07cd12a5.tar.bz2
glibc-ab0f1aa99467436c38c1a3a419200f8e07cd12a5.zip
Add missing ChangeLog from commit 60c414c346a1d5ef0510ffbdc0ab75f288ee4d3f
-rw-r--r--ChangeLog10
1 files changed, 10 insertions, 0 deletions
diff --git a/ChangeLog b/ChangeLog
index ee4eacfbea..36890d71dd 100644
--- a/ChangeLog
+++ b/ChangeLog
@@ -1,3 +1,13 @@
+2013-04-02 Adhemerval Zanella <azanella@linux.vnet.ibm.com>
+
+ * sysdeps/powerpc/powerpc32/fpu/s_rint.S: Remove branch prediction
+ instructions.
+ * sysdeps/powerpc/powerpc32/fpu/s_rintf.S: Likewise.
+ * sysdeps/powerpc/powerpc64/fpu/s_rint.S: Likewise.
+ * sysdeps/powerpc/powerpc64/fpu/s_rintf.S: Likewise.
+ * benchtests/Makefile: Add rint benchtest.
+ * benchtests/rint-inputs: Input for rint benchtest.
+
2013-04-02 Thomas Schwinge <thomas@codesourcery.com>
* Versions.def (libm): Add GLIBC_2.18.