aboutsummaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorPaul E. Murphy <murphyp@linux.vnet.ibm.com>2015-08-13 16:21:05 -0500
committerTulio Magno Quites Machado Filho <tuliom@linux.vnet.ibm.com>2015-08-26 14:55:33 -0300
commit6eb901de9b8c3a582ec2a5fc9a2223f326800812 (patch)
tree586fda1b68d22937717b6c9c2c57311c69aac302
parenta2ab38c9b8a8b99f998bb9b9743b3f5c9a4493b5 (diff)
downloadglibc-6eb901de9b8c3a582ec2a5fc9a2223f326800812.tar
glibc-6eb901de9b8c3a582ec2a5fc9a2223f326800812.tar.gz
glibc-6eb901de9b8c3a582ec2a5fc9a2223f326800812.tar.bz2
glibc-6eb901de9b8c3a582ec2a5fc9a2223f326800812.zip
powerpc: Revert to default atomic ops in elision code
Power ISA 2.07B section B.5.5 relaxed the barrier requirement around a TLE enabled lock. It is now identical to a traditional lock. 2015-08-26 Paul E. Murphy <murphyp@linux.vnet.ibm.com> * sysdeps/unix/sysv/linux/powerpc/elision-lock.c (__arch_compare_and_exchange_val_32_acq): Remove and use common definition. ISA 2.07B no longer requires full sync.
-rw-r--r--ChangeLog6
-rw-r--r--sysdeps/unix/sysv/linux/powerpc/elision-lock.c21
2 files changed, 6 insertions, 21 deletions
diff --git a/ChangeLog b/ChangeLog
index 1ddb15380e..89e51f690e 100644
--- a/ChangeLog
+++ b/ChangeLog
@@ -1,3 +1,9 @@
+2015-08-26 Paul E. Murphy <murphyp@linux.vnet.ibm.com>
+
+ * sysdeps/unix/sysv/linux/powerpc/elision-lock.c
+ (__arch_compare_and_exchange_val_32_acq): Remove and use common
+ definition. ISA 2.07B no longer requires full sync.
+
2015-08-26 Mike Frysinger <vapier@gentoo.org>
[BZ #18863]
diff --git a/sysdeps/unix/sysv/linux/powerpc/elision-lock.c b/sysdeps/unix/sysv/linux/powerpc/elision-lock.c
index 7f9bcc2bf1..26d272e619 100644
--- a/sysdeps/unix/sysv/linux/powerpc/elision-lock.c
+++ b/sysdeps/unix/sysv/linux/powerpc/elision-lock.c
@@ -23,27 +23,6 @@
#include <elision-conf.h>
#include "htm.h"
-/* PowerISA 2.0.7 Section B.5.5 defines isync to be insufficient as a
- barrier in acquire mechanism for HTM operations, a strong 'sync' is
- required. */
-#undef __arch_compare_and_exchange_val_32_acq
-#define __arch_compare_and_exchange_val_32_acq(mem, newval, oldval) \
- ({ \
- __typeof (*(mem)) __tmp; \
- __typeof (mem) __memp = (mem); \
- __asm __volatile ( \
- "1: lwarx %0,0,%1" MUTEX_HINT_ACQ "\n" \
- " cmpw %0,%2\n" \
- " bne 2f\n" \
- " stwcx. %3,0,%1\n" \
- " bne- 1b\n" \
- "2: sync" \
- : "=&r" (__tmp) \
- : "b" (__memp), "r" (oldval), "r" (newval) \
- : "cr0", "memory"); \
- __tmp; \
- })
-
#if !defined(LLL_LOCK) && !defined(EXTRAARG)
/* Make sure the configuration code is always linked in for static
libraries. */