aboutsummaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorSiddhesh Poyarekar <siddhesh@redhat.com>2015-08-14 05:30:17 -0700
committerH.J. Lu <hjl.tools@gmail.com>2015-08-14 07:52:19 -0700
commit5cee7c02d4a7eda73460405493032eb484a015be (patch)
treece208ad22b6a15c89dd19c06ae73d9b5fad336a9
parent075bba85b93e468017941bca6f4dff8d376fb3ac (diff)
downloadglibc-5cee7c02d4a7eda73460405493032eb484a015be.tar
glibc-5cee7c02d4a7eda73460405493032eb484a015be.tar.gz
glibc-5cee7c02d4a7eda73460405493032eb484a015be.tar.bz2
glibc-5cee7c02d4a7eda73460405493032eb484a015be.zip
Remove incorrect register mov in floorf/nearbyint on x86_64
The change in 0b5395f052ee09cd7e3d219af4e805c38058afb5 replaced calls to __get_cpu_features@plt followed by a mov from rax to rdx, with a single macro LOAD_RTLD_GLOBAL_RO_RDX. It is pretty clear that there was a typo in s_floorf and __nearbyint due to which the (now incorrect) mov was not removed. This patch removes that mov. * sysdeps/x86_64/fpu/multiarch/s_floorf.S (__floorf): Remove unnecessary movq. * sysdeps/x86_64/fpu/multiarch/s_nearbyint.S (__nearbyint): Likewise.
-rw-r--r--sysdeps/x86_64/fpu/multiarch/s_floorf.S1
-rw-r--r--sysdeps/x86_64/fpu/multiarch/s_nearbyint.S1
2 files changed, 0 insertions, 2 deletions
diff --git a/sysdeps/x86_64/fpu/multiarch/s_floorf.S b/sysdeps/x86_64/fpu/multiarch/s_floorf.S
index f60f662e03..9d67847d07 100644
--- a/sysdeps/x86_64/fpu/multiarch/s_floorf.S
+++ b/sysdeps/x86_64/fpu/multiarch/s_floorf.S
@@ -23,7 +23,6 @@
ENTRY(__floorf)
.type __floorf, @gnu_indirect_function
LOAD_RTLD_GLOBAL_RO_RDX
- movq %rax, %rdx
leaq __floorf_sse41(%rip), %rax
HAS_CPU_FEATURE (SSE4_1)
jnz 2f
diff --git a/sysdeps/x86_64/fpu/multiarch/s_nearbyint.S b/sysdeps/x86_64/fpu/multiarch/s_nearbyint.S
index 109395ca37..2c13024e8b 100644
--- a/sysdeps/x86_64/fpu/multiarch/s_nearbyint.S
+++ b/sysdeps/x86_64/fpu/multiarch/s_nearbyint.S
@@ -23,7 +23,6 @@
ENTRY(__nearbyint)
.type __nearbyint, @gnu_indirect_function
LOAD_RTLD_GLOBAL_RO_RDX
- movq %rax, %rdx
leaq __nearbyint_sse41(%rip), %rax
HAS_CPU_FEATURE (SSE4_1)
jnz 2f