aboutsummaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorH.J. Lu <hjl.tools@gmail.com>2016-04-01 09:58:59 -0700
committerH.J. Lu <hjl.tools@gmail.com>2016-04-01 09:59:09 -0700
commitaea44bf61aa3f27acbdb7648b6f5dc8882a8987b (patch)
treebfcaf320c807fbe3a07a6a89b0cee6a43eea9863
parent32b28d24a1183bb411c813e51186c2896dd3efe3 (diff)
downloadglibc-aea44bf61aa3f27acbdb7648b6f5dc8882a8987b.tar
glibc-aea44bf61aa3f27acbdb7648b6f5dc8882a8987b.tar.gz
glibc-aea44bf61aa3f27acbdb7648b6f5dc8882a8987b.tar.bz2
glibc-aea44bf61aa3f27acbdb7648b6f5dc8882a8987b.zip
Test 64-byte alignment in memmove benchtest
Add 64-byte alignment tests in memmove benchtest for 64-byte vector registers. * benchtests/bench-memmove.c (test_main): Test 64-byte alignment.
-rw-r--r--ChangeLog5
-rw-r--r--benchtests/bench-memmove.c8
2 files changed, 13 insertions, 0 deletions
diff --git a/ChangeLog b/ChangeLog
index 08b6e0b656..160777ad65 100644
--- a/ChangeLog
+++ b/ChangeLog
@@ -1,5 +1,10 @@
2016-04-01 H.J. Lu <hongjiu.lu@intel.com>
+ * benchtests/bench-memmove.c (test_main): Test 64-byte
+ alignment.
+
+2016-04-01 H.J. Lu <hongjiu.lu@intel.com>
+
* benchtests/bench-memcpy.c (test_main): Test 64-byte alignment.
2016-04-01 Adhemerval Zanella <adhemerval.zanella@linaro.org>
diff --git a/benchtests/bench-memmove.c b/benchtests/bench-memmove.c
index 79b7bd81d9..c38596b41e 100644
--- a/benchtests/bench-memmove.c
+++ b/benchtests/bench-memmove.c
@@ -176,6 +176,14 @@ test_main (void)
do_test (i, 0, 16 * i);
}
+ for (i = 32; i < 64; ++i)
+ {
+ do_test (0, 0, 32 * i);
+ do_test (i, 0, 32 * i);
+ do_test (0, i, 32 * i);
+ do_test (i, i, 32 * i);
+ }
+
return ret;
}