aboutsummaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorWilco <wdijkstr@arm.com>2014-06-02 12:44:21 +0100
committerMarcus Shawcroft <marcus.shawcroft@arm.com>2014-06-02 12:44:21 +0100
commita88dadbed5d7589ac7880efe62ea511844107795 (patch)
tree7b3f1a951cd806a593d673bf7854174d9e94b6bb
parentc95b3011018893fcc473279768a67a24a73bbef2 (diff)
downloadglibc-a88dadbed5d7589ac7880efe62ea511844107795.tar
glibc-a88dadbed5d7589ac7880efe62ea511844107795.tar.gz
glibc-a88dadbed5d7589ac7880efe62ea511844107795.tar.bz2
glibc-a88dadbed5d7589ac7880efe62ea511844107795.zip
[AArch64] Remove ISB after FPCR write.
-rw-r--r--ChangeLog5
-rw-r--r--sysdeps/aarch64/fpu/fpu_control.h7
2 files changed, 7 insertions, 5 deletions
diff --git a/ChangeLog b/ChangeLog
index b20156cb0c..8a55607df7 100644
--- a/ChangeLog
+++ b/ChangeLog
@@ -1,5 +1,10 @@
2014-06-02 Wilco <wdijkstr@arm.com>
+ * sysdeps/aarch64/fpu/fpu_control.h (_FPU_SETCW): Remove ISB after
+ FPCR write.
+
+2014-06-02 Wilco <wdijkstr@arm.com>
+
[BZ #17009]
* sysdeps/aarch64/fpu/feupdateenv (feupdateenv):
Rewrite to reduce FPCR/FPSR accesses.
diff --git a/sysdeps/aarch64/fpu/fpu_control.h b/sysdeps/aarch64/fpu/fpu_control.h
index 6a265e89b5..d5a890d990 100644
--- a/sysdeps/aarch64/fpu/fpu_control.h
+++ b/sysdeps/aarch64/fpu/fpu_control.h
@@ -24,11 +24,8 @@
#define _FPU_GETCW(fpcr) \
__asm__ __volatile__ ("mrs %0, fpcr" : "=r" (fpcr))
-#define _FPU_SETCW(fpcr) \
- { \
- __asm__ __volatile__ ("msr fpcr, %0" : : "r" (fpcr)); \
- __asm__ __volatile__ ("isb"); \
- }
+#define _FPU_SETCW(fpcr) \
+ __asm__ __volatile__ ("msr fpcr, %0" : : "r" (fpcr))
#define _FPU_GETFPSR(fpsr) \
__asm__ __volatile__ ("mrs %0, fpsr" : "=r" (fpsr))